

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/966,095	10/01/2001	Francois Balay	Balay 2-1	4702	
75	7590 04/07/2004			EXAMINER	
MANELLI DENISON & SELTER PLLC			DANG, KHA	DANG, KHANH NMN	
7th Floor 2000 M Street, N.W.			ART UNIT	PAPER NUMBER	
Washington, DC 20036-3307			2111	3	
			DATE MAILED: 04/07/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	09/966,095	BALAY ET AL.
Office Action Summary	Examiner	Art Unit
	Khanh Dang	2111
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	6(a). In no event, however, may a reply be tin within the statutory minimum of thirty (30) day ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).
Status		
1) □ Responsive to communication(s) filed on 2a) □ This action is FINAL. 2b) ☑ This 3) □ Since this application is in condition for allowan closed in accordance with the practice under E	action is non-final. ace except for formal matters, pro	
Disposition of Claims		
 4) Claim(s) 1-27 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) Claim(s) is/are allowed. 6) Claim(s) 1-27 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or 	vn from consideration.	
Application Papers		
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the Examine 11).	epted or b) objected to by the drawing(s) be held in abeyance. Se ion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicat ity documents have been receiv ı (PCT Rule 17.2(a)).	ion No ed in this National Stage
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	

Art Unit: 2111

DETAILED ACTION

Claim Rejections - 35 USC § 112

Claim 4 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 4, "said first half bridge segment" and "said second half bridge segment" lack clear antecedent basis.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-4, 9-14, 18-23, and 27 are rejected under 35 U.S.C. 102(e) as being anticipated by Lange et al.

At the outset, it is noted that similar claims will be grouped together to avoid repetition.

As broadly drafted, these claims do not define any structure that differs from Lange et al. (Lange)

Application/Control Number: 09/966,095

Art Unit: 2111

With regard to claims 1-3, Lange discloses a system for interconnecting two or more computer bus architectures, comprising: a first bus segment (primary PCI 12) to transmit data information; a first half bridge circuit (126) connected to the first bus segment (12); a second bus segment (secondary PCI 14) to transmit data information; a second half bridge circuit (127) connected to the first half bridge circuit (126) and the second bus segment (14) for transferring data information between the first half bridge circuit (126) and the second bus segment (14).

With regard to claim 4, it is clear that in the system of Lange, the first half bridge segment (12) and the second half bridge segment (14) communicate with a high speed serial bus protocol (see at least col. 5, lines 49-51).

With regard to claim 9, in Lange, it is clear that the high speed serial bus protocol (see at least col. 5, lines 49-51) is full duplex.

With regard to claims 10-14, 18, it is clear that one using the system of Lange would have performed the same steps set forth in claims 10-14 and 18.

With regard to claims 19-23, and 27, see explanation above regarding to claims 1-4 and 9.

Claims 1-4, 6, 8-13, 15, 17-22, 24, 26, and 27 are rejected under 35 U.S.C. 102(e) as being anticipated by Nakamura.

At the outset, it is noted that similar claims will be grouped together to avoid repetition.

Application/Control Number: 09/966,095

Art Unit: 2111

As broadly drafted, these claims do not define any structure that differs from Nakamura.

With regard to claims 1-3, Nakamura discloses a system for interconnecting two or more computer bus architectures, comprising: a first bus segment (PCI primary 2) to transmit data information; a first half bridge circuit (15) connected to the first bus segment (2); a second bus segment (PCI secondary 4) to transmit data information; a second half bridge circuit (35) connected to the first half bridge circuit (15) and the second bus segment (4) for transferring data information between the first half bridge circuit (15) and the second bus segment (4).

With regard to claim 4, the first half bridge segment (2) and the second half bridge segment (4) communicate with a high speed serial bus protocol (defined by serial transfer path 300).

With regard to claim 6, in Nakamura, the PCI clock signals 1 and 2 have the same frequency and are generated by independent clock signal oscillators.

With regard to claim 8, in Nakamura, the bus interface of the first half bridge circuit (15) and the bus interface of the second half bridge circuit (35) recover a clock signal from, respectively the first bus segment (2) and the second bus segment (4). See at least claims 1 and 14.

With regard to claim 9, the high speed serial bus protocol is full duplex (also full duplex in Nakamura).

With regard to claims 10-13, 15, 17, and 18, it is clear that one using the system of Nakamura would have performed the same steps set forth in claims 10-13, 15, 17, and 18.

With regard to claims 19-22, 24, 26, and 27, see explanation above regarding to claims 1-4, 6, 8, and 9.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 6, 15, and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lange et al.

Lange et al., as discussed above, discloses the claimed invention. Lange et al. does not disclose that the bus operating frequencies of PCI bus (2) and PCI bus (4) may be substantially the same. However, the use of two PCI buses having substantially same frequencies is old and well-known evidenced by at least Nakamura. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use two PCI buses having substantially same frequencies, since the Examiner takes Official Notice that the use of two PCI buses having substantially same frequencies is old and well-known, and providing Lange et al. with two PCI buses having substantially same frequencies only involves ordinary skill in the art.

Claims 7, 16, and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lange et al.

Lange et al., as discussed above, discloses the claimed invention. Lange et al. does not disclose the use of 'field programmable" or FPSC for the PCI half bridges (15) and (35). However, the use FPSC for PCI half bridge is old and well-known evidenced by the acknowledged prior art, Lattice Semiconductor Corp., and Lucent Technologies (cited under "relevant art"). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use FPSC for PCI half bridge, since the Examiner takes Official Notice that the use of FPSC for PCI half bridge is old and well-known, and using FPSC for PCI bridges of Lange et al. only involves ordinary skill in the art.

Claims 5, 14, and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura.

Nakamura, as discussed above, discloses the claimed invention. Nakamura does not disclose that the bus operating frequencies of PCI bus (2) and PCI bus (4) may be different. However, the use of two PCI buses having different frequencies is old and well-known evidenced by at least Lange et al. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use two PCI buses having different frequencies, since the Examiner takes Official Notice that the use of two PCI buses having different frequencies is old and well-known, and providing Nakamura with two PCI buses having different frequencies only involves ordinary skill in the art.

Application/Control Number: 09/966,095

Art Unit: 2111

Claims 7, 16, and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable

over Nakamura.

Nakamura, as discussed above, discloses the claimed invention. Nakamura does

not disclose the use of 'field programmable" or FPSC for the PCI half bridges (15) and

(35). However, the use FPSC for PCI half bridge is old and well-known evidenced by

the acknowledged prior art, Lattice Semiconductor Corp., and Lucent Technologies

(cited under "relevant art"). It would have been obvious to one of ordinary skill in the art

at the time the invention was made to use FPSC for PCI half bridge, since the Examiner

takes Official Notice that the use of FPSC for PCI half bridge is old and well-known, and

using FPSC for PCI bridges of Nakamura only involves ordinary skill in the art.

U.S. Patent No. 6,088,752 to Ahern, Lucent Technologies Delivers New Field

Programmable System Chips, and ORT4622 FPSC, Lattice Semiconductor Corp. are

cited as relevant art.

Any inquiry concerning this communication should be directed to Khanh Dang at

telephone number 703-308-0211.

Khanh Dang

Page 7

Primary Examine:

Ionas Rons